Folgen
Vinod Peris
Vinod Peris
Chief Development Officer, Constella Intelligence
Bestätigte E-Mail-Adresse bei constellaintelligence.com
Titel
Zitiert von
Zitiert von
Jahr
Efficient network QoS provisioning based on per node traffic shaping
L Georgiadis, R Guérin, V Peris, KN Sivarajan
IEEE/ACM transactions on networking 4 (4), 482-501, 1996
5581996
Quality-of-service in packet networks: basic mechanisms and directions
R Guérin, V Peris
Computer networks 31 (3), 169-189, 1999
4651999
Method and apparatus for resource allocation with guarantees
GS Delp, RA Guerin, PL Leichty, VGJ Peris, R Rajan, AA Slane
US Patent 5,996,013, 1999
2341999
Transport Layer Security: How much does it really cost?
G Apostolopoulos, V Peris, D Saha
IEEE INFOCOM'99. Conference on Computer Communications. Proceedings …, 1999
2211999
Dynamic selection of network providers
RA Guerin, A Krishna, VGJ Peris, DC Verma
US Patent 6,243,754, 2001
1922001
Design, implementation and performance of a content-based switch
G Apostolopoulos, D Aubespin, V Peris, P Pradham, D Saha
Proceedings IEEE INFOCOM 2000. Conference on Computer Communications …, 2000
1832000
Efficient support of delay and rate guarantees in an internet
L Georgiadis, R Guerin, V Peris, R Rajan
ACM SIGCOMM Computer Communication Review 26 (4), 106-116, 1996
1601996
Scalable QoS provision through buffer management
R Guérin, S Kamat, V Peris, R Rajan
ACM SIGCOMM Computer Communication Review 28 (4), 29-40, 1998
1491998
Earliest deadline first communications cell scheduler and scheduling method for transmitting earliest deadline cells first
GS Delp, V Firoiu, RA Guerin, PL Leichty, DR Poulter, VGJ Peris, R Rajan, ...
US Patent 6,028,843, 2000
1282000
Securing electronic commerce: reducing the SSL overhead
G Apostolopoulos, V Peris, P Pradhan, D Saha
IEEE Network 14 (4), 8-16, 2000
1252000
Analysis of the impact of memory in distributed parallel processing systems
VGJ Peris, MS Squillante, VK Naik
ACM SIGMETRICS Performance Evaluation Review 22 (1), 5-18, 1994
721994
Using IP anycast for load distribution and server location
R Engel, V Peris, D Saha, E Basturk, R Haas
Proc. of IEEE Globecom Global Internet Mini Conference, 27-35, 1998
711998
Rate guarantees through buffer management
RA Guerin, SD Kamat, PP Pan, VGJ Peris, R Rajan
US Patent 6,377,546, 2002
702002
Traffic flow regulation to guarantee end-to-end delay in packet switched networks
VGJ Peris, L Georgiadis, RA Guerin, S Varma
US Patent 5,796,719, 1998
651998
Method and apparatus for delaying packets being sent from a component of a packet switching system
VGJ Peris, JS Turner, ZD Dittia, WN Eatherton
US Patent 6,728,211, 2004
522004
Design and implementation of a QoS capable switch-router
E Basturk, A Birman, G Delp, R Guerin, R Haas, S Kamat, D Kandlur, ...
Computer Networks 31 (1-2), 19-32, 1999
351999
The cost of QoS support in edge devices an experimental study
R Guerin, L Li, S Nadas, P Pan, V Peris
IEEE INFOCOM'99. Conference on Computer Communications. Proceedings …, 1999
341999
System and method for performing fast algebraic operations on a permutation network
AY Oruc, VGJ Peris, MY Oruc
US Patent 5,270,956, 1993
231993
L5: A self learning layer 5 switch
G Apostolopoulos, V Peris, P Pradhan, D Saha
IBM Thomas J. Watson Research Division, 1999
191999
Method to control jitter in high-speed packet-switched networks
L Georgiadis, RA Guerin, VGJ Peris, R Rajan, S Varma
US Patent 5,933,414, 1999
151999
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20