Srinivasan Murali
Srinivasan Murali
SmartCardia
Adresse e-mail validée de epfl.ch
Titre
Citée par
Citée par
Année
Bandwidth-constrained mapping of cores onto NoC architectures
S Murali, G De Micheli
Proceedings design, automation and test in Europe conference and exhibition …, 2004
8332004
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip
D Bertozzi, A Jalabert, S Murali, R Tamhankar, S Stergiou, L Benini, ...
IEEE transactions on parallel and distributed systems 16 (2), 113-129, 2005
7002005
Analysis of error recovery schemes for networks on chips
S Murali, T Theocharides, N Vijaykrishnan, MJ Irwin, L Benini, ...
IEEE Design & Test of Computers 22 (5), 434-442, 2005
3882005
SUNMAP: a tool for automatic topology selection and generation for NoCs
S Murali, G De Micheli
Proceedings of the 41st annual Design Automation Conference, 914-919, 2004
3852004
xpipesCompiler: A tool for instantiating application-specific Networks on Chip
A Jalabert, S Murali, L Benini, G De Micheli
Design, Automation, and Test in Europe, 157-171, 2008
3532008
Networks on chips
L Benini, G De Micheli, TT Ye
Morgan Kaufmann, 2006
3252006
Designing application-specific networks on chips with floorplan information
S Murali, P Meloni, F Angiolini, D Atienza, S Carta, L Benini, G De Micheli, ...
2006 IEEE/ACM International Conference on Computer Aided Design, 355-362, 2006
2332006
A methodology for mapping multiple use-cases onto networks on chips
S Murali, M Coenen, A Radulescu, K Goossens, G De Micheli
Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006
2012006
Network-on-chip design and synthesis outlook
D Atienza, F Angiolini, S Murali, A Pullini, L Benini, G De Micheli
Integration 41 (3), 340-359, 2008
1662008
SunFloor 3D: A tool for networks on chip topology synthesis for 3-D systems on chips
C Seiculescu, S Murali, L Benini, G De Micheli
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2010
1542010
Temperature-aware processor frequency assignment for MPSoCs using convex optimization
S Murali, A Mutapcic, D Atienza, R Gupta, S Boyd, G De Micheli
Proceedings of the 5th IEEE/ACM international conference on Hardware …, 2007
1522007
Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees
S Murali, L Benini, G De Micheli
Proceedings of the 2005 Asia and South Pacific Design Automation Conference …, 2005
1482005
Temperature control of high-performance multi-core platforms using convex optimization
S Murali, A Mutapcic, D Atienza, R Gupta, S Boyd, L Benini, G De Micheli
Proceedings of the conference on Design, automation and test in Europe, 110-115, 2008
1232008
Synthesis of networks on chips for 3D systems on chips
S Murali, C Seiculescu, L Benini, G De Micheli
2009 Asia and South Pacific Design Automation Conference, 242-247, 2009
1212009
Mapping and configuration methods for multi-use-case networks on chips
S Murali, M Coenen, A Radulescu, K Goossens, G De Micheli
Asia and South Pacific Conference on Design Automation, 2006., 6 pp., 2006
1132006
A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control
M Coenen, S Murali, A Ruadulescu, K Goossens, G De Micheli
Proceedings of the 4th international conference on Hardware/software …, 2006
972006
A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip
S Murali, D Atienza, L Benini, G De Micheli
2006 43rd ACM/IEEE Design Automation Conference, 845-848, 2006
962006
Bringing NoCs to 65 nm
A Pullini, F Angiolini, S Murali, D Atienza, G De Micheli, L Benini
IEEE Micro 27 (5), 75-85, 2007
952007
Method to design network-on-chip (NOC)-based communication systems
S Murali, L Benini, G De Micheli
US Patent 8,042,087, 2011
902011
An application-specific design methodology for STbus crossbar generation
S Murali, G De Micheli
Design, Automation and Test in Europe, 1176-1181, 2005
892005
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20