Adam Teman
Titre
Citée par
Citée par
Année
A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM)
A Teman, L Pergament, O Cohen, A Fish
IEEE Journal of Solid-State Circuits 46 (11), 2713-2726, 2011
1152011
Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling
P Meinerzhagen, A Teman, R Giterman, A Burg, A Fish
Journal of Low Power Electronics and Applications 3 (2), 54-72, 2013
422013
Power, area, and performance optimization of standard cell memory arrays through controlled placement
A Teman, D Rossi, P Meinerzhagen, L Benini, A Burg
ACM Transactions on Design Automation of Electronic Systems (TODAES) 21 (4 …, 2016
412016
193 MOPS/mW@ 162 MOPS, 0.32 V to 1.15 V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing
D Rossi, A Pullini, I Loi, M Gautschi, FK Gurkaynak, A Teman, ...
Low-Power and High-Speed Chips (COOL CHIPS XIX), 2016 IEEE Symposium in, 1-3, 2016
382016
Review and classification of gain cell eDRAM implementations
A Teman, P Meinerzhagen, A Burg, A Fish
2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, 1-5, 2012
372012
Digital subthreshold logic design-motivation and challenges
S Fisher, A Teman, D Vaysman, A Gertsman, O Yadid-Pecht, A Fish
2008 IEEE 25th Convention of Electrical and Electronics Engineers in Israel …, 2008
372008
Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster
D Rossi, A Pullini, I Loi, M Gautschi, FK Gürkaynak, A Teman, ...
Ieee Micro 37 (5), 20-31, 2017
362017
Single-supply 3T gain-cell for low-voltage low-power applications
R Giterman, A Teman, P Meinerzhagen, L Atias, A Burg, A Fish
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (1), 358-362, 2015
362015
Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM
A Teman, P Meinerzhagen, R Giterman, A Fish, A Burg
Circuits and Systems II: Express Briefs, IEEE Transactions on 61 (4), 259-263, 2014
332014
Mitigating the Impact of Faults in Unreliable Memories For Error-Resilient Applications
S Ganapathy, G Karakonstantis, A Teman, A Burg
Design Automation Conference (DAC), 2015 52nd ACM/EDAC/IEEE, 1-6, 2015
322015
A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications
L Atias, A Teman, R Giterman, P Meinerzhagen, A Fish
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (8 …, 2016
292016
A Low-Power Low-Cost 24 GHz RFID Tag With a C-Flash Based Embedded Memory
H Dagan, A Shapira, A Teman, A Mordakhay, S Jameson, E Pikhay, ...
Solid-State Circuits, IEEE Journal of, 1-16, 2014
292014
A 588-Gb/s LDPC decoder based on finite-alphabet message passing
R Ghanaatian, A Balatsoukas-Stimming, TC Müller, M Meidlinger, G Matz, ...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (2), 329-340, 2017
282017
A 4-transistor nMOS-only logic-compatible gain-cell embedded DRAM with over 1.6-ms retention time at 700 mV in 28-nm FD-SOI
R Giterman, A Fish, A Burg, A Teman
IEEE Transactions on Circuits and Systems I: Regular Papers 65 (4), 1245-1256, 2017
262017
A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability
A Teman, A Mordakhay, J Mezhibovsky, A Fish
Circuits and Systems II: Express Briefs, IEEE Transactions on 59 (12), 873-877, 2012
252012
An 800-MHz Mixed- 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications
R Giterman, A Fish, N Geuli, E Mentovich, A Burg, A Teman
IEEE Journal of Solid-State Circuits 53 (7), 2136-2148, 2018
242018
Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI
A Teman, D Rossi, P Meinerzhagen, L Benini, A Burg
The 20th Asia and South Pacific Design Automation Conference, 81-86, 2015
242015
Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications
R Giterman, L Atias, A Teman
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (2), 502-509, 2017
212017
Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories
A Teman, G Karakonstantis, R Giterman, P Meinerzhagen, A Burg
2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 489-494, 2015
212015
Ultra-low power subthreshold flip-flop design
S Fisher, A Teman, D Vaysman, A Gertsman, O Yadid-Pecht, A Fish
2009 IEEE International Symposium on Circuits and Systems, 1573-1576, 2009
212009
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20